INTRODUCTION
In this chapter, an FPGA based digital speed control scheme is presented, that is developed to overcome the drawbacks existing in the previous speed control schemes, which were proposed for switched reluctance motor (SRM) drives. It is based on discrete P, PI and PID control algorithm, and requires simple mathematical models. The scheme is implemented by using a XC2S300E FPGA. The real-time experimental results given in this chapter show that the speed control method proposed could provide accurate speed control over a wide range of speeds, and can also perform accurately at different operating conditions (steady state/transient operation under soft chopping mode). The closed loop SRM speed control system is seen to achieve 6.2 rpm speed accuracy, depending on the needed operating speed range, with a step response settling time of 0.25 to 1.05 seconds. Complete descriptions of the experimental system along with FPGA implementation are presented.
SRM DESCRIPTION
A prototype SRM has 6 stator poles and 4 rotor poles as shown in 
-is the voltage applied to the phase (v) R -is the phase resistance (ohm) These gains must be selected to produce the desired controller response for a given SRM to be controlled. The structure of this digital controller is illustrated in Figure 4 .5. In the Figure 4 .5, the Z -1 blocks represent delays of one sample period.
When n = 2, a second order filter is obtained which can be used to implement second order controllers. This representation for a 2 nd order discrete time controller in the sampled time domain is shown below
The z-transform of this gives the following transfer function 
(ii) Discrete Proportional and Integral Controller (PI)
To eliminate the need to calculate the full summation each in time step the summation is expressed as a running sum
where u(k) is the control signal e(k) is the error signal T is the sample period Kp is the proportional mode control gain
Ki is the integral mode control gain
Kd is the derivative mode control gain
The z-transform of discrete PID controller gives the transfer 
EXPERIMENTAL SETUP
The SRM drive system under control consists of the components illustrated in Figure 4 .6. The drive system is made up of several distinct subsystems: the 6/4 pole SRM, a personal computer (PC), the driving circuit, Classic bridge converter, sensing circuitry and the XC2S300E FPGA.
The motor is 1.2 kW, 3000 rpm prototype SRM. The SRM is equipped with a rotor position sensor. The three sensors are mounted on the shaft of the SRM, wherein a combination of infrared LED and photo transistor are used to sense the rotor position to indicate which of the three phases of the SRM is to be excited as the motor runs. One of the rotor position sensors output is also used to calculate the actual speed of the SRM.
The controller is implemented by verilog coding and executed by an XC2S300E FPGA.
The control algorithm is written and loaded into the XC2S300E FPGA using the PC. The driver circuit is constructed using totem pole configuration, wherein NPN (3904) and PNP (2907) 
Registers
Registers are used to store the data and also the register acts as a buffer. In this chapter, the registers are used for temporary storage of data.
module E_ff(q, data, enable, reset, clock); 
Counter for PWM Generation
The pwm is generated according to the duty ratio. The error is calculated from the reference speed and the actual speed. According to that error, we calculate the duty ratio and pwm is generated. For example PWM generated for the 75% duty cycle means the counter is generated the PWM 
Speed Comparator
It compares the required speed and the actual speed. If the actual speed is less than the required speed then + error value will be generated and 62 actual speed is greater than the required speed then -error value will be generated. Then the error is fed to the PID controller.
always@ (wac) err=wref-wac;
if (wref >wac) pwmout=1'b1; else pwmout=1'b0;
Commutation Logic
Three position sensor signals are directly taken in to the FPGA.The commutation logic for normal mode is generated with these following statements.
Phase 1 = ~s2 and s1; Phase2 = s3 and ~s1;
Phase 3 = s2 and ~s3;
PWM Generation Logic
The value of error is passed through the discretised equation for PID control action. This generates an actuating signal u(k). A fixed PWM at 2
Khz is generated and the value of u(k) will determine the ON time. 
RESULTS AND DISCUSSION
The speed control systems were built and tested to evaluate the performance of discrete P, PI and PID control algorithm using FPGA.
A prototype MOSFET based classic bridge converter is used to energize the 6/4-pole motor. Digital controller is implemented through FPGA. 
CONCLUSION
In this chapter, a robust speed controller for a switched Reluctance motor drive using a digital controller has been developed and implemented based on a three-phase classic bridge converter. The controller employs discrete P, PI and PID speed controllers. Experimental results in this chapter
show that dc bus voltage can be used to successfully control a three-phase 6/4 pole switched reluctance motor drive system to obtain robust speed holding capability, even under unknown highly dynamic loads. Under load conditions the maximum speed RMSE error was only 9.8 rpm in PI control mode and 19.6 rpm in PID control mode. It is shown that almost perfect robust speed holding could be achieved if the input dc voltage is increased up to 160V (the rated voltage for the motor under test). Most significantly, the implementation of this high-performance speed controller needs only a high speed FPGA, a few logic IC's, and three current sensors. It can be concluded that discrete PI and PID speed controllers are effective in dealing with the highly non-linear characteristics of the switched reluctance drive system.
